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The objective of this thesis is to determine a method for computing the amount of 
capacitance in a power electronic converter required to melt a fuse in the event of a line 
to ground fault. DC micro-grids rely on power electronic converters to change voltage 
levels. All converters rely on semiconductor switches that must be protected from surges 
of fault current. This limits the power that a converter can supply to a fuse. In many 
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Chapter 1: Introduction 
 
One of the great inventions of the late nineteenth century was the AC electric 
voltage transformer. This development helped usher in the age of AC power 
transmission, subsequently “defeating” Edison’s DC power [1] [2] [3]. The ability to 
transmit power by increasing voltage and decreasing current translated to a substantial 
decrease in ohmic power losses and an increase in power efficiency. This allowed for the 
efficient transfer of electric power over great distances which catalyzed the era of large 
centralized power plants [1]. Currently, conventional large-scale steam power plants 
produce over 85% of the electricity in the United States [4] from remote locations. Large-
scale natural gas and hydro generation plants produce the other 15% [4]. 
There are three ongoing developments that began toward the end of the twentieth 
century that could bring about a new era in energy generation, with DC power generation 
a sizable portion of the energy portfolio. The first innovation was the development of 
power electronic converters. Since the invention of solid state switches in the fifties, the 
field of DC/DC and DC/AC converters has grown rapidly [5]. This allows for the easy 
manipulation of DC voltages that did not exist in the days of Edison and Tesla. With 
DC/DC converters, a DC voltage can be increased to limit the distribution current and 
allow for efficient transfer of DC power.  
The second development is the desire for renewable forms of energy production 
[1]. A majority of climate scientists maintain that the Earth’s temperature is steadily 
increasing due in part to the burning of fossil fuels [6] [7].  There is also great concern 
over the dwindling supply of fossil fuels [8]. These concerns among others have 
motivated research into the production of environmentally clean electricity [1] [9]. This 
includes photovoltaics, fuel cells, wind turbines and storage batteries [9].  All of these, 
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except wind turbines, produce a DC voltage. In the case of wind turbines, they must first 
be rectified and then inverted to match the 60 hertz frequency of the US electric grid [10]. 
In a pure DC grid, the AC inversion stage for wind turbines can be omitted and any 
conversion stage for DC power producers can likewise be omitted [3].  
The third major development that promotes the feasibility of DC grids is the rapid 
increase in electronic loads [11] [3]. Computers, laptops, television sets, fluorescent 
lights and cell phone chargers are a few of the many common household electronic loads 
that require rectification to DC [3]. Other load types such as resistive heating elements 
and motors can also be operated with DC power [3]. A DC grid will circumvent the 
rectification conversion stage which has the effect of increasing efficiency, lowering 
capital costs and increasing overall energy availability [10] [3]. 
However, a dramatic change from an AC grid to a DC grid would likely be very 
expensive and pose many logistical and political problems. One solution to this is the 
development of a so-called micro-grid [10] [11] [3] [12]. A micro-grid can be loosely 
defined as a collection of distributed power generating units, a collection of loads served 
by these units and a distribution grid [10] [11] [3] [12]. It is typically interfaced with the 
main grid, but may disconnect from the grid during upstream faults. During a 
disconnected “islanded mode”, dedicated generators will ideally continue to supply loads 
in the micro-grid with uninterrupted power [10] [11] [3] [12]. This has the effect of 
increasing the energy availability to the loads it serves [13] [10]. While there has been 
some research conducted on pure DC micro-grids, a lot of research is focused on hybrid 
micro-grids that have sections of both AC and DC power [14] [15] [16] [17]. This is a 
consequence of the fact that not all loads can be operated with DC power. Since micro-
grids harbor small micro-turbines located close to their loads, the initial capital cost of 
implementing them will be small, relative to the more expensive option of creating 
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remote large-scale power plants [10] [3]. From a capital cost perspective, the modularity 
of small generation units makes them an attractive investment. Distributed generation is 
therefore a practical means for making renewable forms of energy production 
competitive with conventional power plants. 
Increased efficiency and energy availability along with integration of renewables 
are just a few of the benefits researchers claim that micro-grids offer [10] [18] [3]. While 
an abundance of research to date has articulated the numerous virtues of DC micro-grids, 
there are many remaining issues. A lot of the current research is focused on these 
problems.  
One major concern is the protection of micro-grids against faults [11] [3] [19] 
[20] [21] [22] [23]. In low voltage settings, fuses are typically used to protect equipment 
against faults [10] [24] [11] [3]. DC micro-grids rely on power electronic converters to 
adjust voltage levels [10] [11] [3]. The existence of relatively low current rated MOSFET 
or IGBT switches in power converters creates the need for current limitation through the 
power electronic device [10] [25]. Limited current flow translates to limited power flow. 
In the case of a downstream fault, this limited power flow may prove to be insufficient to 
heat and melt a protective fuse [10] [25]. As a result, the affected load and other feeders 
connected to the converter will see a current surge which can destroy any electronic 
device plugged into the distribution grid.   
Figure 1.1 illustrates the general system studied. A DC voltage feeds a power 
converter which sets the output capacitor voltage level. The controller modulates the 
output voltage via a P.I control scheme. The controller further regulates the inductor 
current to values less than a set maximum,     . If   experiences a fault then the fuse 
which connects it to the distribution grid needs to open to prevent the fault from 
propagating through   .    may be the equivalent resistance for n parallel loads. The 
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current seen by the fuse during steady state operation can be computed as the ratio of 
capacitor voltage to equivalent parallel resistance of all n+1 resistive elements. For this 
reason the    leg need not be considered if    is replaced by an equivalent resistance. 
 
 
Figure 1.1: General Circuit Topology 
 
There have been many strategies proposed to protect DC micro-grids [3] [19] [20] 
[21] [22] [23] but few seem to address the problem of limited power flow. One solution is 
to add energy storage elements such as batteries to supplement the fault current to melt 
the fuse [26]. Another solution is to increase the capacitance in the output capacitor of the 
low pass filter in the power device [10] [25].  When a downstream fault occurs, the 
inductor current rapidly increases to the maximum value allowed by the current limiter. 
At roughly the same time, the output capacitor discharges its stored energy creating a 
current spike through the capacitor. The inductor’s and capacitor’s currents sum 
constructively to give the fault current as shown in Figure 1.2. After a short period of 






Figure 1.2: Output Currents 
 
This phenomenon can be algebraically expressed as: 
             (1.1) 
Increasing the capacitance results in an increase in capacitor current according to 
the equation: 
     
   
  
      (1.2) 
Therefore, by properly sizing the output capacitor, sufficient energy proportional 
to∫   
   , can be delivered to the fuse, melting it before the fault current propagates to the 
connected load and any additional feeders. 
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There has been numerous studies conducted regarding protection implementation 
schemes for DC micro-grids [3] [19] [20] [21] [22] [23]. This research is often concerned 
with the detection and isolation of faults via complex control schemes. Papers like [21] 
and [27] focus on fault protections via overcurrent relay protection models. Often the 
research is specialized to different types of electrical faults such as series or parallel. In 
[28], for instance, series faults are studied and the generated DC arcs are compared with 
AC arcs. However, there has been less research on the effects of capacitors’ and other 
types of energy storage devices’ abilities to clear a fault by providing sufficient energy to 
melt a fuse. Some exceptions are found in [10] [11] [25] [12]. Papers such as [10] and 
[11] propose that sufficient energy can be realized by appropriately sizing the output 
capacitor of the power converter. A closed form solution that expresses the minimum 
amount of capacitance required to clear a fuse can be found in [10]. This solution is 
written in terms of the fuse parameters and the current and voltage characteristics of the 
system. While [10] gives a very simple equation for computing the amount of energy a 
capacitor can deliver to a fuse, it neglects the current in the inductor which supplements 
the energy in the capacitor. 
This thesis is focused on determining a method for computing the amount of 
capacitance required to clear a fuse in the event of a parallel fault based on the published 
    value when the system’s power flow is limited. According to [29], the published      
value is a good measure of the aggregate overcurrent of energy that a fuse can sustain 
before opening. Chapter 2 will give an overview of the methodology involved. In Chapter 
3, a closed form solution for the fault current is derived. Chapter 4 is concerned with a 
correction to the general fault current equation derived in Chapter 3. Chapter 5 gives a 
circuit theory argument that a parallel fault can be modeled as an equivalent time 
dependent impedance. Chapter 6 explains the experimental tests that were conducted to 
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empirically determine the validity of the theory presented here. In Chapter 7, an alternate 
method for computing capacitance will be presented. In this method a closed form 
solution for capacitance will be derived and theoretical results will be compared with 





Chapter 2: Fault Current Derivation 
 
 
2.1     Methodology 
The first objective of this project is to develop a simple analytic expression for the 
fault current as a function of the systems parameters. Fuse manufacturing companies 
should publish an     number that is proportional to the amount of energy required to 
melt the fuse. Also required is knowledge of the maximum current through the fuse 
before the fuse begins to melt. Once this is known, the time at which the fault current 
exceeds the maximum current rating and the time at which the fault current returns to the 
maximum current rating can be numerically computed. The square of the fault current 
can then be integrated with respect to time between the appropriate roots of equation 
(2.1). If this definite integral is greater than the published     rating, then it is expected 
that sufficient heat energy will be transferred to melt the fuse, clearing the fault. If the 
upper root of equation (2.1) is large, allowing some fault current to propagate before the 
fuse is cleared, then the upper limit of (2.2) can be set to an earlier time. For a given 
amount of output capacitance C,    in (2.2) is the amount of time required to clear the 
fault, thereby satisfying the equation   (  )     
 
  ( )                        (2.1) 
 (  )  ∫   
   
  
                                             (2.2) 








2.2     Modeling Parallel Faults 
 
In a parallel fault, defined here as a short circuit parallel with the output capacitor, 
the voltage drop across the shorted capacitor should decrease as an inverse exponential 
[4]. This is equivalent to a resistor in parallel with the load decreasing at a rapid negative 
exponential rate. For small time constants, it is proposed here that the inverse time 
function: 
 
   
 




                              (2.3) 
 
can be used to model the short circuit. This is preferable to using the negative exponential 
function since the negative exponential leads to a much more difficult integral in the 
solution. The   parameter determines the rate of decrease and, from equation (2.3), it is 
seen that    can be chosen so as to determine the initial resistance at the time of the fault. 
The domain of   is the time of the fault to positive infinity. The    parameter should be 
chosen close to the time of the fault and prior to the fault since negative resistances will 
otherwise result.  From Figure 1.1 it is seen that the equivalent resistance equals the load 
resistance    in parallel with the fault resistance    which can be expressed as: 
 
         
     
     
 
    
      
                    (2.4) 
 
2.3     Fundamental Equations 
 
Since the capacitor and equivalent resistance are in parallel, as seen in Figure 1.1, 




                 (2.5) 
 
The voltage across the resistance can be expressed in terms of the fault current as 
 
                                                                (2.6) 
 
Here   is the equivalent resistance given in equation (2.4). The capacitor voltage 
is therefore 
 
                                                               (2.7) 
 
2.4     General Fault Current Derivation 
 
Taking the time derivative of (2.7) and multiplying by the capacitance    gives 
the capacitor current in accordance with (2.8). 
 
      ̇     ( ̇ ̇     ̇)                                      (2.8) 
 
This can be substituted into (1.1) yielding the linear first order non-homogenous 
differential equation: 
 
   
  









                                            (2.9) 
 




      { ∫ ( )  }  ∫{ ( )      {∫ ( )  }   }             (2.10) 
 












                                                           (2.12) 
 
2.5     Inductor Current Approximation 
 
A problem with equation (2.10) is that the inductor current    is unknown. Figure 









  ( )  {
  
  
           
 (    )                                  (           )  
              (           )  
   (2.13) 
 
In (2.13)   is the slope of the inductor current,       is the maximum current 
allowed by the current regulator and       is the average steady state current given by: 
 
             
  
  
                                                    (2.14) 
 
Since   is very large and the inductor increases linearly for a very brief period, 
the inductor current can be approximated as: 
 
  ( )  {
  
 
           
             
                                           (2.15) 
 
The additive constant K should be determined by computing (2.10) at the time of 
the fault and setting this value equal to the inductor steady state current      .  
Simulations show that this approximation will introduce a significant error in the 
computation of the fault current. A technique to minimize this error will be given in 
chapter 4. 
 
2.6     Fault Current 
 
Since the inductor current is now assumed to be constant and at its maximum 
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K,    and   are constants given by: 
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In (2.16) and (2.17)     (  ) is the imaginary error function often found in 
probability theory. It is related to the real error function by 
 
    ( )       (  )    √
 
 





                           (2.18) 
 
Equation (2.16) gives the fault current for the graph in Figure 1. (Any parallel 
loads should first be reduced to an equivalent single load which will increase the initial 
steady state inductor current.) Interestingly, the term    ( (   
     )) approaches 
zero very rapidly while     ((√    
  
 √  
)   )    approaches infinity very rapidly as 
seen in Figure 2.2. The product of these terms, along with (      ), will tend to a 






Figure 2.2: Divergence of Fault Current Terms 
 
Multiplying two rapidly divergent terms has the unfortunate consequence that    will be 
highly sensitive to certain parameters. In particular, in order to compute the constant K, 
  (  ) must be computed. However K is very sensitive to the choice of   . Chapter 4 
attempts to deal with this problem by determining how    varies with inductance and 
capacitance. 
The squared time integral whose endpoints are the roots of equation (2.1) can now 
be numerically computed. If this integral is greater than the given     value of the fuse, 
then the capacitor is large enough to clear the fault. Let E be the fuse’s     value and 
consider the slight variation to equation (2.2): 
 
 (    )  ∫   ( 
   )    
  
  




The minimum sufficient capacitance can be calculated by determining the roots of 
(2.19). It should be obvious that the correct physical solution to (2.19) will also satisfy 
the condition: 
  (    )
  
  . 
This highly nonlinear problem can be solved by either using numerical techniques 
such as the Newton Raphson method or, since the problem is relatively small, a simple 
programming loop can be used to find the amount of capacitance that brings (2.19) 






Chapter 3:    Correction 
 
3.1        Parameter 
 
Using equation (2.15) for the inductor current rather than equation (2.13) results 
in an overestimate of the fault current.  An alternative inductor function is given in (3.1) 
 
  ( )  {
  
 
           
 
             
                                                (3.1) 
 
Note that    is used rather than   . This idea uses the basic result from elementary 
calculus that the area under the graph of an increasing function f in the interval [a,b] is 
equal to the maximum value of f times some number    in the interval [a,b]. Figure 3.1 
illustrates this concept. 
 
 




From Figure 3.1 it is seen that there exists a    [   ] such that ∫  ( )   
 
 
 ( )  (    ). Graphically,    can be varied until the green area equals the red area. To 
find the value   , the difference in the maximums between the simulation current        
and the fault current equation          is minimized over    in the interval [a,b]. That is, 
the optimization problem (3.2) is solved. 
 





3.2     Fault Current Approximation Improvement 
 
The results of this technique give a very accurate analytic solution as expressed in 
(2.16). The difference between the uncorrected fault current solution with the simulation 
and corrected fault current solution with the simulation are shown in Figures 3.2 and 3.3 
respectively. The red graphs are the Simscape™ generated graphs and the blue graphs are 





Figure 3.2: Uncorrected Fault Current 
 
 
Figure 3.3: Corrected Fault Current 
 
As can be seen from Figure 3.3, the solution graph is almost exactly the same as 
the simulation graph after the fault occurs. However, it would be preferable to have an 
analytic expression for the fault current that does not depend on solving (3.2) for   . A 
solution that is independent of simulation is desirable so that engineers applying this 
technique will not have to construct the Simscape™ model, run simulations, collect data 




Toward this end, the dependence of    on capacitance and inductance was studied. 
Figure 3.4 shows how   varies as capacitance increases for various values of inductance 
which are given in the legend. All graphs within a certain domain of capacitance 
approximately decrease as the inverse of capacitance.  
 
 
Figure 3.4: Variation of t0 with Capacitance 
 
This variation with inverse capacitance breaks down for larger inductances: 
 































Figure 3.5: Relation Breakdown 
 
3.3         Parameterization 
 
Figure 3.4 motivates the following relation between    and C: 
 
     
 
  
                                                        (3.3) 
  and   are parameters to be determined 
 
For inductance equal to L=6e-4 H equation (3.3) was curve fit using Microsoft® 





Figure 3.6: Excel Curve Fit for t0 
 
This process was repeated for six values of inductance, ranging from 1e-4 H to 
6e-3 H. The   and   values were calculated for each case. These calculated values were 
then taken and plotted against inductance. The graphs of   versus L and   versus L are 
given in Figure 3.7 and 4.8, respectively. 
 
 





Figure 3.8: ‘b’ Parameter Variation 
 
These curves were then approximated and fit using Microsoft® Excel solver. The 
red curves in figures 4.7 and 4.8 are the approximate curve while blue curves are the 
experimental curves. Equations (3.4) and (3.5) give closed form approximations for   and 
  respectively. Using these equations and equation (3.2) gives an expression for   : 
 
  =            (                                        )         (3.4) 
                                                               (3.5) 
   
            (                                        )
                  
             (3.6) 
 
3.4         values 
 
The simulation fault current and analytic fault current with    correction for  





Figure 3.9: Fault Current with t0 Variation 
 
As the graph illustrates, this is a reasonable match and the solution is less than the 
simulation, making an underestimate of capacitance less likely. Next, the ratio of 
simulation     values and solution     values was computed for various values of 





Table 3.1: Relative     Values for Large ‘a’ Values 
 
Values in Table 3.1 less than one indicate that equation (2.16) is an underestimate 
while values greater than one indicate an overestimate. As can be seen by the few 
calculated values, most are within 5% of unity while only a couple are at 10%. It is 
expected, though not proven, that the more reasonable the values of inductance and 
capacitance are for a given system, the closer the ratios in Table 3.1 will be to unity. 
This analysis breaks down for       . Analysis from the next chapter will 
show that it is necessary to have values that work below this limit and down to the level 
of       . The same procedure of running simulations in Simscape™, recording the 
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data in Microsoft® Excel and analyzing the data in MATLAB® was carried out to 




Figure 3.10: Variation of t0 with Capacitance 
 
For values of capacitance in the range                 the approximation 
          
   works very well. Table 3.2 gives the ratio of the theoretical 
computation of the     value to the simulation value. As before, numbers less than one 
indicate that the theoretical calculation is an underestimate of the total “let through” 
energy. A slight underestimate is preferable to an overestimate since it leads to slight 




























Table 3.2: Relative     Values for small ‘a’ Values 
 
The red numbers indicate good approximations. Simulation shows that           
   
works well for a wider range of inductive values that are tabulated here. 
 
3.5     Plot     Against Capacitance 
 
 With the fault current known, the     values can be calculated and plotted against 





Figure 3.11: Variation of Capacitance with     
 
Using the derived data a curve, the following equation was determined by the 
least squares approximation. 
 
  (       )                                        (3.7) 
 
Again, E is equal to the system’s     value. As can be seen from Figure 13, the curve fit 
is almost perfect with a sum-of-squares error equal to 0.147. This equation was derived 


























L 1e-4 H 
a (L2) 2.7e-6 H 
R (load) 10 ohms 
Vout 13 V 
If,max 9 amps 
Table 3.3: Parameter Set 
 
While the parameters of equation (3.7) are expected to change when values in 
Table 3.3 are changed, the relationship between capacitance and the     value is expected 
to remain linear. Figure 13 and equation (3.7) are very interesting results that warrant 
future studies. Future work should investigate how the numbers in equation (3.7) vary 
when values in Table 3.3 change. If a general linear relationship between capacitance and 
    values can be written in terms of the systems parameters, then the process of 






Chapter 4: Determination of   -Parameter 
 
4.1       Equivalent Circuits 
 
To determine the analytic solution for the fault current (2.16), it was assumed in 
Chapter 3 that a parallel fault could be modeled as a variable resistor in parallel with the 
load and having the form given in equation (2.3) and repeated here for convenience: 
 
   
 




                                                    (2.3) 
 
This chapter serves to justify this assumption and shows that   is equal to the inductance 








In this circuit,    is a resistive load while             are the line parameters of 
the transmission line and fault line. The voltage source,   , is an idealization of the output 
capacitor voltage before and immediately after the fault. The switch will close at     . 
The following three assumptions can be made about this circuit: 
 
                                                                    (4.1) 
  
    
 
  
    
                                                            (4.2)   
   (  
 )  
  
  
                                                          (4.3)        
 
Inequality (4.1) states that the resistance of the load is a few orders of magnitude 
greater than the resistances of the transmission lines. Equation (4.2) expresses the idea 
that line resistance and line inductance scale linearly with distance. The justification for 
this is that line impedance is often expressed as impedance per unit meter. Equation (4.3) 
is true since    is a DC voltage and the inductor acts like a short circuit to DC. Inequality 
(4.1) implies that    need not be included in the denominator of (4.3). 
 This circuit has two equivalent circuits which correspond to times before and after 





Figure 4.2: Equivalent Circuit 
 
 










4.2       Circuit Differential Equations and Solutions 
 
The absence of    in Figure 15 is a consequence of inequality (4.1). Since    is 
much greater than    , almost all of the current will flow through the    branch. The 
differential equation for the circuit in Figure 15 is given in equation (4.4). 
 
   (     )    (     )  
  
  
                                   (4.4) 
 
Writing this in a separable form gives: 
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(     )
      (     )                                     (4.6)  
 
where   is a constant. Solving for  ( ) gives the following form: 
 
 ( )  
  
     
       (    )                                    (4.7) 
  
     
     
 
 
This equation assumes for simplicity that   =0. If not, then all of the t’s would change 
according to:       . Equation (4.3) can now be applied to determine  . 
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Together with (4.7) gives the solution: 
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Note that  ( )    and     implies   
  
     
 which are the expected boundary 
conditions for the current through   . 
 Next, the KVL equation for voltage across the resistive load,     can be written. 
 
          
  
  
                                                  (4.11) 
Rewriting gives: 
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Substituting equation (4.10) and its derivative for   yields: 
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Note from equation (4.2)                         which implies that the 
second term in (4.15) is zero. Hence: 
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)                                                     (4.16) 
 
So when (4.2) is true the circuit acts as a voltage divider. Dividing (4.10) into (4.16) 
gives the equivalent variable resistance of the faulted line: 
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Simplifying: 
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When   
  
  
 the expression    ( 
     
     
  ) can be Taylor expanded, proving the 
claim. 
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This confirms the claim that the equivalent resistance has the form given in (2.3) 
and that the   parameter is the inductance of the faulted line. This result was confirmed 





As seen in the two graphs in Figure 4.4, the match between the simulated solution 





Figure 4.4: Equivalent Resistance 
 
Even though the Taylor expansion is only valid for   
  
  
, the result is 
approximately valid for all time since the equivalent resistance should reduce to   , 
which is close to zero, consistent with (4.19) for all practical purposes. 
 




































Chapter 5: Experimental Results 
 
5.1     Experimental Setup 
 
In order to empirically confirm these results, the following experiment was 
designed and tested. A  Buck Converter with a PI control and ten ohm load resistance 
was constructed. A current limiter was designed to limit the amount of current flowing 
through the inductor in the event of a short circuit. The general scheme is shown in 
Figure 5.1. A picture of the physical model is shown in Appendix E. 
 
 
Figure 5.1: Experimental Setup 
 
The PI controller regulates the output capacitor voltage to a preset value. It feeds 
into the current limiter which acts as a buffer during steady state operation. The current 
limiter in turn feeds into a MOSFET firing circuit which controls the duty cycle of the 
Buck Converter. Since the converter is a Buck Converter, two drivers and an opto-
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coupler were required in the firing circuit to ensure grounding isolation. This had the 
effect of inverting the duty cycle: when the PWM in the firing circuit had a high input, 
the MOSFET opened; when it registered a low input, it closed. 
 
5.2       Current Limiting Circuit Design 
 
The current limiter limits the inductor current by forcing the PWM input to high 
when the inductor current reached a predetermined value, thereby opening the MOSFET. 
It accomplished this goal as follows: A 0.1 ohm shunt resistor was placed in series with 
the inductor in the Buck Converter. The voltage across the resistor was fed into two 
voltage dividers with two wires. The difference of the outputs of the two voltage dividers 
is still the voltage differential across the 0.1 ohm resistor, but each voltage is scaled down 
with respect to ground. These two scaled-down voltages are then fed to two voltage-
following op-amps where the relative signal is buffered. These two signals are then fed 
into a differential amplifier. The differential amplifier computes the voltage difference 
and inputs the difference to a comparator which compares the value to a reference voltage 
set by a potentiometer. If the input voltage is higher than the reference voltage the 
comparator will output high. If the input voltage is lower than the reference voltage it will 
output low. The reference value can be calibrated to the maximum allowable current that 
passes through the inductor. The output of the comparator is then fed into the lower rail 
of a voltage following op-amp. The input to this op-amp is the PI control and the output 
feeds into the PWM. When the comparator outputs a high voltage the low rail of the 
buffer op-amp goes high, forcing the output to high.  The PWM then receives a high 
voltage and opens the MOSFET. A low value from the comparator sets the low rail of the 
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buffer op-amp to zero and the PI controller is able to control the input to the PWM. The 
circuit diagram is shown in Figure 5.2. 
. 
 
Figure 5.2: Current Limiter 
 
Figure 5.3 shows the inductor current increasing to a maximum value of 6 amps 
after a short circuit occurs. In this picture, the blue graph is the inductor current and the 
green graph is low rail of the buffer op-amp in the current limiting circuit. Note that when 






Figure 5.3: Inductor Current 
 
 
5.3       Experimental Fault Simulation 
 
Creating the fault posed an initial problem. The first attempt involved using a 
mechanical toggle switch to short out the load. However, this had the problem of 
mechanical ringing as seen in Figure 5.4. 
 
 




The orange graph is the toggle switch which has a ringing effect due to 
imperfections in the switch. The red graph is the fault current which is observed to follow 
the ringing in the toggle switch. To try to reduce the problem of ringing, a MOSFET was 
used to create a short across the load. This had the effect of reducing the ringing, 
however, MOSFET’s have a lot of capacitance between the source and drain. This 
property significantly reduced the fault current adding an effect not accounted for in the 
theory. The third method was to use a simple hand switch. Due to the hand switch’s 
simplicity, the ringing effect that the toggle switch had was minimized and negligible 
capacitance was measured. The hand switch along with its connecting wires did have a 
inductance equal to 2.70 micro-Henry which, from Chapter 5, is the value of   . A graph 
of the load voltage during a short is shown in Figure 5.5.  
 
 




From this graph it is evident that the voltage decreases to about two volts in ten 
microseconds. It then takes a very long time to decrease to one volt as seen in Figure 5.6.  
The red graph is the load voltage against time. 
  
. 
Figure 5.6: Load Voltage 
 
The time division is 2.5ms/div while the voltage is 2V/div. It therefore takes a 
long time to reach one volt. This can be compared with Figure 5.7 which shows a plot of 
the expected short circuit voltage. 
 
 
Figure 5.7: Fault Current Simulation 


































2 V at 1 microsecond
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The voltage expected from equation (5) gives two volts after one microsecond 
which is ten times faster than what the experiment seems to show. The period of time it 
takes to decrease from two volts to under one volt is much longer than what was 
measured in simulation. One explanation for this is since the time division in Figure 5.5 
is in units of fifty microseconds, it is not really clear what the actual time value is. A 
closer measurement would need to be observed. Secondly, there are most likely many 
small parasitic impedances in the experiment that are not accounted for in the model. For 
instance, when a 0.2 ohm resistor is connected in series between the output capacitor and 
load, the amplitude of the fault current is reduced to less than half of its original value. 
Figure 5.8 shows the fault current with the 0.2 ohm resistor inserted. This can be 
compared to Figure 5.9 which shows the fault current without the 0.2 ohm resistor. 
 
 





Figure 5.9: Fault Current without 0.2 ohm Resistor 
 
In Figure 5.8, the amplitude of the fault current is about 45 V and takes over 17 
milliseconds to reach steady state. In Figure 5.9, the amplitude of the fault current is 
about 105 V and takes less than a millisecond to reach steady state. This shows that the 
experimental model is extremely sensitive to parameter variation. One reason for this 
may be due to the low voltages and low load resistances used. At higher voltages and 
load resistances it is reasonable to expect that these parasitic impedances will become 
more negligible. However, for safety reasons the experiment is conducted at low voltage. 
 
5.4      The Experiment 
 
The experiment first consists of calculating the     value that the Buck Converter 
can deliver to a fuse. If this value is greater than the     rating of the fuse, then the fuse 
should blow very quickly. If the calculated value is lower than the rated value but the 
maximum allowable current is greater than the fuse current rating, then the fuse should 
blow, but much more slowly. If the computed     is less than the rated value and the fuse 
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current rating is less than the maximum allowable current, then the fuse is expected not to 
blow. The following Table gives the initial parameters of the experiment. 
 
Vin   20 V 
Vout 13 V 
Rload 10 ohms 
C (output) 3 mF 
L (main) 100 microH 
   2.7 microH 
Line resistance 0.11 ohms 
Switching frequency 120 khz 
Current limit 9 amps 
Table 5.1: Experimental Parameter Values 
 
The first test that was conducted was to determine if the fault current matched the 
current predicted by the theory. Figure 5.9 shows the actual fault current measured with 





Figure 5.10: Simulation Fault Current 
 
As can be seen from the two graphs, Figure 5.9 and 5.10, the peaks are 
approximately 105 V. The experimental graph takes less than one millisecond to reach 
steady state while the theoretical graph takes just over one millisecond. The experimental 
graph also has a sudden concave down portion while the theoretical graph is always 
concave up. The difference again may be due to unaccounted for parasitic impedances 
that have effects due to relatively low parameter values mentioned above. Another 
explanation is that the PI controller and current limiter were not optimally designed. The 
simulation assumes an ideal controller. However, for all practical purposes, the graphs 
seem close. 
“Shurter” fast-acting fuses were used in this experiment. These fuses have low     
values making them ideal for experiments with low voltages. The published Table of     



























values for given rated current values is shown in Appendix C. Table 5.2 lists the results 
of the experiment when the output capacitance is 3.3 milli-Farads. 
 
Rated current Rated     Computed     Result 
.5 .044 3.374232258 Blown (before fault) 
1.6 .94 3.374232258 
Blown (immediately 
after fault) 
2 1.3 3.374232258 
Blown (immediately 
after fault) 
2.5 1.9 3.374232258 
Blown (immediately 
after fault) 
3.15 5.4 3.374232258 
Blown (more than 1 
second after fault) 
5 11.2 3.374232258 
Not blown 
Table 5.2: Experimental Results 
 
The average steady state load current prior to the fault is 1.3 amps. When the 0.5 
amp fuse was used the fuse melted immediately, before the fault was initiated. In the case 
of the 1.6 to 2.5 amp fuses the melting occurred immediately after the fault was initiated. 
For the 3.15 amp fuse, the fuse melted but it took a few seconds. This is because the     
value of the fuse was higher than what the converter could supply. However, since the 
maximum inductor current was set to nine amps and the current rating was only five 
amps, the fuse continued to melt after the short circuit current returned to the maximum 




Figure 5.11: Fuse Opening 
 
In Figure 5.11, the green graph is the load voltage and the blue graph is the 
inductor to ground voltage on the opposite side of the fuse. Toward the very right of the 
graph, after about five seconds, the fuse melts and the inductor to ground voltage rapidly 
increases. 
The three milli-Farad capacitor was not sufficient to clear the five amp fuse. This 
fuse is expected to eventually melt since the average post fault steady state fuse current is 
nine amps. To blow the five amp fuse, the output capacitance was increased to 18,000 
micro-Farads. This has an associated     value equal to 16.4 which is greater than the     
value of the fuse. While the fuse did melt with this capacitance, it is debatable as to 
whether it melted fast enough. Figure 5.12 shows the voltages across the load and the 





Figure 5.12: Fuse Opening 
 
Here the orange graph is the load voltage and the blue graph is the supply side 
voltage. As can be seen, it takes about 250 milliseconds for the supply side voltage to 
recover. During this period, one can observe a brief linear increase in voltage that most 
likely corresponds to the links in the fuse melting. Once a sufficient number of links melt, 
the fuse becomes an open circuit and the voltage dramatically increases. A 21,000 micro-






Chapter 6: Alternative Formulation 
 
 
6.1      Introduction 
 
In this chapter an alternative method for computing capacitance will be presented. 
In the previous model, a variable resistor was used to short out the load. In this model, the 
short will be modeled as a line with inductance   and resistance   in parallel with the 
resistive load,  . While the method derived in the previous chapter has been found to be 
accurate within a certain parameter domain, the method presented here will be accurate 
for a much greater range of values. It is also a simplified method since a closed form 
solution for capacitance will be derived. 
 
6.2      Circuit Model 
 
To begin, consider the circuit shown in Figure 6.1. 
 
 




This circuit models Figure 1.1 at the moment a short circuit occurs across the 
resistive load. In this circuit,    is the impedance of the distribution line and    is the 
impedance of the short circuit. R is the resistance of the load. As before, the inductor 
current is modeled to be approximately constant since the difference between the steady 
state operation and the maximum allowable current is small compared to the current 
spike from the capacitor. Assume the magnitude of    is small compared to R. Then the 
equivalent resistance seen by the fault current can be approximated as follows: 
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     (     )                                                          (6.1) 
The approximation follows from the assumption:        . Figure 6.2 gives the 
equivalent of 7.1. Here   and   have been changed according to equation (6.1). 
 
 







6.3      Derivation of     Equation 
 
The fault current will be derived using this model and has the general form given 
in equation (1.1). The voltage across the inductor can be expressed as: 
 
     
   
  
                                                            (6.2) 
The negative sign in equation (6.2) was confirmed with simulation. Using (6.2): 
 
             
   
  
                                                (6.3) 
Rearranging: 
   
  






                                                      (6.4) 
 
Using equation (2.10) gives the solution to (6.4): 
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Equation (1.1) and Figure 6.2 imply: 
 
                                                             (6.6) 
 
Here    is the maximum allowable current through the inductor in Figure 1.1 which 
corresponds to the current source in Figure 6.2. It will be shown that the calculated 
capacitance is insensitive to this value. 
Substituting equations (1.2), (6.5) and using Ohm’s law for the resistive load 
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Differentiating with respect to t: 
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Canceling the    ( 
 
 
 )  gives: 
 
  
    




   
  
















Collecting terms and simplifying yields the second order linear non-homogenous 
differential equation: 
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Since     this can further be simplified to: 
 
   
    
   
 
   
  




6.4      Solution and Analysis 
 
Equation (6.11) will have a general solution of the form: 
 
        (   )        (    )                                 (6.12) 
 
Here,  ,  ,   ,    and   are constants. Substituting (6.12) into (6.11) and 
invoking the linear independence of exponentials and constants yields two equations: 
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                                                          (6.14) 
 
The solutions are respectively: 
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                                      (6.15) 
                                                               (6.16) 
 
An analysis of the parameters involved in (6.15) shows       (   ) diverges to 
infinity. Since    should tend to a small finite value   must be equal to zero. Therefore, 
from (6.12) and (6.16): 
 
         (    )                                          (6.17) 
 
When     the capacitor voltage should equal the steady state capacitor voltage 
  , hence: 




The approximation in (6.18) follows from        in most practical situations. 
The capacitor voltage is finally: 
 
          (    )                                          (6.17) 
 
 
Figure 6.3 compares equation (6.17) with the capacitor voltage generated from 
simulation. Note that (6.17) is not valid before the time of the fault. 
 
 
Figure 6.3: Capacitor Voltage During a Fault 
 
It is believed that the oscillations seen in the lower left corner of Figure 6.3 are a 
result of modeling the line inductance as ideal elements. The following Table gives the 






Vin 100 V 
Vout 30 V 
C (output filter) 1e-4 F to 5e-3 F 
L (output filter) 1e-4 H 
R1 20 ohms 
R2 20 ohms 
L (line) 1e-7 Henry 
R (line) 1e-2 ohms 
   9 Amps 
E 30 Amp^2 sec 
Table 6.1: Solution and Parameter Values 
 
 The fault current can now be calculated using equation (1.1), (1.2) and (6.17). 
 
               (   )                                      (6.18) 
 Squaring this gives: 
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 Finally, integrating both sides with respect to   yields: 
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For      milliseconds and for typical parameter values as found in Table 6.1, 
    (   )   . Inserting the limits of integration into (6.20) gives: 
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Equation (6.21) gives the     value that the converter can supply to the fuse after 
   seconds assuming    is sufficiently large. How large    needs to be depends on   . For 
typical values as given in Table 6.1,    is in the thousands. Note that 
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             for reasonable parameter values, which implies that 
equation (6.21) is insensitive to values of   . This justifies the assumption of the constant 
current source shown in Figure 6.2.  
 
6.5      Polynomial Approximations 
 
As stated in equation (2.19), the required value of C can now be determined by 
finding the roots of the following function: 
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Here   is the     rating of the fuse. This equation is very general and can be 
solved with numerical techniques. However, for typical parameter values consider again 
equation: (6.15): 
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Analysis of the terms in this equation for typical values results in the relations: 
 
      
(     )                                                   (6.23) 
 
These relations hold over a wide range of parameter values and for most practical 
cases. Relation (6.23) along with equation (6.15) imply: 
 






                                                (6.24) 
 
Substituting (6.24) into (6.22) gives: 
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To simplify the algebra, (6.26) can be written: 
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Squaring both sides of (6.27) and collecting terms gives: 
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This can be written more efficiently as: 
 
          
     
     




Here, the   ’s are functions of the   ’s which in turn are functions of the system 
parameters. After some algebra the   ’s can be directly written in terms of the system 
parameters. 
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Equation (6.31) is a fourth order polynomial in   with coefficients given by 
(6.32)-(6.36). The solution to (6.31) will be the minimum capacitance required to melt a 
fuse with      . A closed form solution can therefore be written for (6.31), though this 
would be needlessly complex. Simulations show that for parameters that may be 
considered practical, equations (6.32) and (6.33) are approximately zero. This means that 
(6.31) can be reduced to a second order polynomial equation: 
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The solution is given by: 
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Solving this inequality for   gives: 
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Inequality (6.40) states that the maximum E-value for which equation (6.38) will 
remain valid is equal to 
   
 
   
. Figure 6.4 shows how the discriminant in equation (6.38) 
varies with  . 
 
 
Figure 6.4: Discriminant versus E 
 




















Validity of Polynomial Equation
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From the graph it is seen that the discriminant is zero when E is approximately 46. 
This can be compared to graphs of the polynomial function (6.31). 
 
 
Figure 6.5: Polynomial Equations Parameterized by Capacitance 
 
This graph shows that the maximum value for which equation (6.31) has a 
solution is      when the parameters are specified by Table 6.1. The corresponding 
capacitance is        . This implies that inequality (6.40) is a necessary but not a 
sufficient condition. 





Figure 6.6: Solution of Polynomial Equation for E=30 
 
 A solution is found at         . As implied by the graph, another solution 
exists. Equation (6.31) may have up to four solutions; one way to determine if the 
solutions are correct is to plug them into the first derivative of equation (6.22). The 
correct value will have a positive first derivative. Observations of many graphs like 
Figure 6.6 indicate that the equations will likely have at most two unique real roots. 
 Simulations show that          is an overestimate and that      is the 
required capacitive value.     graphs for various capacitive values for the case      
are shown in Figure 6.7. 




















Figure 6.7:     graphs for E=30 
 





Figure 6.8:     graphs for E=20 
 
 Here       was sufficient to clear the fuse. The next plot shows a comparison 
of the general integral equation (6.25) with the fourth order polynomial equation (6.31) 
and the second order approximation (6.37) for the case     . From the graph it is seen 
that there is a root at .868mF and a root at 3.53mF. All three equations agree on the upper 







Figure 6.9: Comparison of Equation Roots 
 
 It is believed that any differences between theory and simulation are a result of 
the simulation having many different contingencies. The final graph shows the voltage 





Figure 6.10: R2 Voltage Profile During Fault, Parameterized by C 
 
In this plot,     . As can be seen,        was insufficient to clear the fault. 
      cleared the fault completely after 3 milliseconds and    enabled the voltage 
to return to steady state after 4 milliseconds. However, the larger capacitor only allowed 








Chapter 7: Conclusion 
 
 
Two formulations were derived to compute the idealized fault current for parallel 
faults with a power converter. In both cases, the time integral of the fault current squared 
can be calculated and compared to fuse values published by fuse distributors. This can be 
used to determine the amount of capacitance required to melt the fuse in the case of a 
fault. In the first case, a correction to the lower limit of the     integral is required to 
correct simplifying assumptions about the inductor current. An equation for this lower 
limit has been estimated using the curve fitting solver in Microsoft® Excel. A closed 
form solution in terms of capacitance and inductance has been derived. This equation, 
however, has been found to be limited in scope, depending on system parameters that 
were not taken into account when deriving it. In particular, the correction to    was found 
to be dependent on the inductance of the shorting line,   .  An additional analysis was 
performed for   <  
   H with the result that     could be approximated to be roughly 
equal to 1.25e-8 for a certain range of output capacitance. The extreme sensitivity the 
fault current has to    is a result of multiplying arbitrarily small numbers to arbitrarily 
large numbers. The practical employment regarding some of the equations derived in the 
first method is therefore limited. Further exploration concerning the linear relationship 
between the     values and output capacitance as expressed in equation (3.7) may be a 
way forward.  
As an answer to some problems with this method, a second method was 
developed. In this method, a closed form equation relating the amount of capacitance to 
the      value of the fuse was derived. Certain assumptions allowed this general equation 
to be reduced to a fourth order polynomial and then to a second order polynomial. In this 
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thesis, solutions were found via graphing and compared to results in simulation. A close 
match between theory and simulation was observed. 
The first method also compared computed values of     with simulation. Most 
were found to be within a five percent margin of error, mostly underestimates, which is 
preferable. These computed values were then put to the test with a physical experiment 
involving a Buck Converter, control and a ten ohm load. Fuses with known     values 
were tested and the results mostly validate the theory presented in the first model. 
Conclusive evidence regarding the validity of this theory will require many more trial 
experiments with parameter value ranging over a wider set of values. In addition, other 
converters with current limiting control should be tested to determine that the theory is 
correct and independent of the hardware. Future work is also needed to empirically 































































































































































































MATLAB® code for satisfying equation (3.2) 
 
while max(ir2)<max(ifault) 
   t0=t0+.00000001; 
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